Hamed Abrishami

I received my B.S. and M.S. degrees in Electrical Engineering from Sharif University of Technology and University of Southern California in 2002 and 2004, respectively. I have been working in System Power Optimization and Regulation Technologies (SPORT) Lab under supervision of Prof. Massoud Pedram at University of Southern California since August 2005. My research interest includes design for reliability and low power design in VLSI circuits.

==================================================

PUBLICATIONS (in reverse chronological order)

bullet

H. Abrishami, S. Hatami, and M. Pedram, “Characterization and design of sequential elements to combat soft errors”, Proc. of Int'l Conference on Computer Design, Oct. 2008.

bullet

H. Abrishami, S. Hatami, B. Amelifard, and M. Pedram, “NBTI-Aware Flip-Flop Characterization and Design”, Proc. of Great Lake Symposium on VLSI, May 2008

bullet

S. Hatami, H. Abrishami, and M. Pedram, “Statistical Timing Analysis of Flip-Flops Considering Codependent Setup and Hold Times”, Proc. of Great Lake Symposium on VLSI, May 2008

bullet

P. Saghari, R. Gholizadeh, H. Abrishami, E. Pakbaznia, A.E. Willner, “Experimental Evaluation of the Optimum Decision Threshold for Varying Numbers of Active Users in a 2D Time-Wavelength Asynchronous O-CDMA System”, Journal of Lightwave Technology, Special issue on Network, October 2005

bullet

P. Saghari, R. Gholizadeh, H. Abrishami, E. Pakbaznia, A.E. Willner ,”Experimental evaluation of the optimum decision threshold for varying numbers of active users in a 2D t-/spl lambda/, asynchronous O-CDMA system”, CLEO, May 2005

 

WORK EXPERIENCE

bullet

Synopsys Inc., Mountain View, CA, Summer 2008

Title:

     Member of technical staff (Intern)

Responsibility:

      Development and implementation of an algorithm for post sign-off leakage power optimization

bullet

Agere systems (acquired by LSI logic), Allentown, PA, summer 2006

Title:

      Member of technical staff (Intern)

Responsibility:

      Design of decimation filters for high sampling frequency sigma delta modulators

bullet

Teaching Assistant

 
bullet

VLSI system design, Spring 2006, Spring 2007, Fall 2007, Spring 2008, Spring 2009

bullet

MOS VLSI circuit design, Fall 2005, Fall 2006, Fall 2008

bullet

Communication systems, Fall 2007

 

 

This page was last modified on Monday, March 23, 2009

 

Free counter and web stats