
Hamed Abrishami
I received my B.S. and M.S. degrees in Electrical Engineering from Sharif University of Technology and University of Southern California in 2002 and 2004, respectively. I have been working in System Power Optimization and Regulation Technologies (SPORT) Lab under supervision of Prof. Massoud Pedram at University of Southern California since August 2005. My research interest includes design for reliability and low power design in VLSI circuits.
![]()
![]()
|
|
H. Abrishami, S. Hatami, and M. Pedram, “Characterization and design of sequential elements to combat soft errors”, Proc. of Int'l Conference on Computer Design, Oct. 2008. |
|
|
H. Abrishami, S. Hatami, B. Amelifard, and M. Pedram, “NBTI-Aware Flip-Flop Characterization and Design”, Proc. of Great Lake Symposium on VLSI, May 2008 |
|
|
S. Hatami, H. Abrishami, and M. Pedram, “Statistical Timing Analysis of Flip-Flops Considering Codependent Setup and Hold Times”, Proc. of Great Lake Symposium on VLSI, May 2008 |
|
|
P. Saghari, R. Gholizadeh, H. Abrishami, E. Pakbaznia, A.E. Willner, “Experimental Evaluation of the Optimum Decision Threshold for Varying Numbers of Active Users in a 2D Time-Wavelength Asynchronous O-CDMA System”, Journal of Lightwave Technology, Special issue on Network, October 2005 |
|
|
P. Saghari, R. Gholizadeh, H. Abrishami, E. Pakbaznia, A.E. Willner ,”Experimental evaluation of the optimum decision threshold for varying numbers of active users in a 2D t-/spl lambda/, asynchronous O-CDMA system”, CLEO, May 2005 |
|
|
Synopsys Inc., Mountain View, CA, Summer 2008 |
Title:
Member of technical staff (Intern)
Responsibility:
Development and implementation of an algorithm for post sign-off leakage power optimization
|
|
Agere systems (acquired by LSI logic), Allentown, PA, summer 2006 |
Title:
Member of technical staff (Intern)
Responsibility:
Design of decimation filters for high sampling frequency sigma delta modulators
|
|
Teaching Assistant
|
This page was last modified on Monday, March 23, 2009