Kuo-Rueih Ricky Pan, Ph.D.

Research Assistant

Computer Engineering Division

Welcome to visit my home page.

I come from Taiwan and got my Ph.D. degree in Electrical Engineering, Computer Engineering Division, University of Southern California. I worked in Synopsys during the summer of 1995 and have a great time. Then I work at Cadence from February 1996 to Dec. 1997. After that, I am back to Synopsys.

You can access to My Photograph and Astronomy Page here


Sound Buttons

Your site can't run Java applets.

Use plug-ins instead

Greeting (.au file 16K)

Greeting in Chinese (.au file 14K)

Souvenir D'enfance (.au file 186K)

Kuo-Rueih Ricky Pan received his M.S. in Electical and Computer Engineering from the University of Missouri - Columbia in 1988. He received his Ph.D. degree in Electrical Engineering at USC in January 1996. His current research focuses on developing methodologies and techniques of function decomposition for multi-level logic synthesis and FPGA technology mapping.

Research is 5% inspiration and 95% desperation.

You can see live pictures from USC campus.

Award:

  • The 1995 outstanding teaching assistant award, E.E. Dept., USC.

Publications:

  • Kuo-Rueih R. Pan, and Massoud Pedram, ``FPGA Synthesis for Minimum Area, Delay and Power,'' poster paper in ED & TC, 1996.
  • Y-T Lai, Kuo-Rueih R. Pan and Massoud Pedram , ``OBDD-Based Function Decomposition: Algorithms and Implementation,'' in IEEE Transactions on CAD, 1996.
  • Kuo-Rueih R. Pan and Massoud Pedram , ``FPGA Synthesis for Minimum Area, Delay and Power using Function Decomposition,'' Poster paper in International Symposium on FPGAs, 1995.
  • Kuo-Rueih R. Pan, Yung-Te Lai, and Massoud Pedram , ``LUT-Based FPGA Synthesis for Low Power,'' International Workshop Power and Timing Modeling, Optimization and Simulation, 1994.
  • Yung-Te Lai, Kuo-Rueih R. Pan and Massoud Pedram , ``FPGA Synthesis using Function Decomposition,'' International Conference on Conputer Design, 1994.
  • Yung-Te Lai, Kuo-Rueih R. Pan and Massoud Pedram , ``FGMap: A Technology Mapping Algorithm for Look-Up Table Type FPGAs based on Function Graphs,'' International Workshop on Logic Synthesis, 1993.
  • S-M Liu, Kuo-Rueih R. Pan, Massoud Pedram and A. M. Despain , ``Alleviating Routing Congestion by Combining Logic Resynthesis and Linear Placement,'' European Design Automation Conference, 1993.
  • I. Pyo, Kuo-Rueih R. Pan, ... and A. M. Despain, ``Application-driven Design Automation for Microprocessor Design'' Design Automation Conference, 1992.

For more information, please finger kpan@zugros.usc.edu

If you want to drop me a note, mail to krpan@pollux.usc.edu

Back to CAD Group.