Leakage Current Reduction in Sequential Circuits by Modifying the Scan Chains


Afshin Abdollahi
University of
Southern
California


Farzan Fallah Fujitsu Laboratories of America Massoud Pedram University of Southern California


4th International Symposium on


QUALITY ELECTRONIC DESIGN


March 24-26, 2003, San Jose, CA, USA












































. In the test mode the original and additional latches make A test chain.


. In the normal mode inputs are directly applied.



Adding Extra Latches and Multiplexers for State Recovery







Experimental Results									
Circuit	Leakage Reduction	Circuit	Leakage Reduction	Circuit	Leakage Reduction	Circuit	Leakage Reduction		
S1196	26%	S35932	16%	S208	36%	S5378	19%		
S1238	25%	S382	34%	S27	39%	S641	23%		
S1423	19%	S386	27%	S298	35%	S 713	31%		
S1488	31%	S 400	34%	S344	33%	S 820	33%		
S1494	32%	S510	29%	S349	31%	S838	33%		
			Minimu Maxim		6% 9%				
			Averag	e: 2	9%				

Delay Overhead (Proposed versus Standard method)

0::	Delay O	Delay Overhead		Delay Ov	/erhead
Circuit	Standard	Our	Circuit	Standard	Our
S1196	10%	1%	S35932	8%	0%
S1238	9%	1%	S382	14%	1.2%
S1423	4%	0%	S386	15%	1.2%
S1488	12%	1%	S400	13%	1.1%
S1494	11%	1%	S510	12%	1%
S208	15%	1.4%	S5378	11%	1%
S27	17%	1.5%	S641	10%	1%
S298	13%	1.2%	S713	9%	1%
S344	12%	1%	S820	12%	1%
S349	13%	1.1%	S838	13%	1.1%

Average Delay for Standard method: 12%

Average Delay for Proposed method: 1%

